This paper analyses the use of hybrid continuous-time/discrete-time cascade Σ∆ modulators for the implementation of power-efficient analog-to-digital converters in broadband wireless communication systems. Two alternative implementations of multi-rate cascade architectures are studied and compared with conventional single-rate continuous-time topologies, taking into account the impact of main circuit-level error mechanisms, namely: mismatch, finite dc gain and gainbandwidth product. In all cases, closed-form design equations are derived for the nonideal in-band noise power of all Σ∆ modulators under study, providing analytical relationships between their system-level performance and the corresponding circuit-level error parameters. Theoretical predictions match simulation results, showing that the lowest performance degradation is obtained by a new kind of multi-rate hybrid Σ∆ modulator, in which the front-end (continuous-time) stage operates at a higher rate than the back-end (discrete-time) stages. As a case study, the design of a hybrid GmC/switched-capacitor fourth-order (two-stage, 4-bit) cascade Σ∆ modulator is discussed to illustrate the potential benefits of the presented approach 1 .
Introduction
The need of increasingly higher data rates in mobile telecom systems demands for power-efficient wideband Analog-to-Digital Converters (ADCs).
Among other ADC techniques, Sigma-Delta Modulators (Σ∆Ms) implemented with Continuous-Time (CT) circuits have demonstrated to be a suited solution in these applications. Compared with Discrete-Time (DT) Σ∆Ms -usually implemented with Switched-Capacitor (SC) circuits -CT-Σ∆Ms achieve faster rates with less power consumption. However, they present a higher sensitivity than DT-Σ∆Ms to some critical circuit nonidealities, mainly: clock jitter error and circuit element tolerances [1] . This has motivated the exploration of other alternatives like the so-called Hybrid CT/DT Σ∆Ms (H-Σ∆Ms) [2, 3, 4, 5, 6] , in which the front-end part of the Σ∆M is implemented with CT circuits, thus benefiting from their faster operation, embedded anti-aliasing filtering and reduced power dissipation, while keeping a higher robustness than pure CT-Σ∆Ms against circuit errors.
The main drawback of H-Σ∆Ms is that their sampling rate is indeed limited by the DT part of the system. This is the main reason why reported silicon implementations of H-Σ∆Ms do not really exploit the speed advantages of using CT circuits. A possible solution to palliate this limitation might be using a different sampling frequency for each part (either CT or DT) of the H-Σ∆M, i.e. using a multi-rate system [7] . This approach has been applied to both cascade DT- [8] and CT-Σ∆Ms [9] . In both cases, the strategy was based on using a lower OverSampling Ratio (OSR) in the front-end parts of the modulator -where most of the power is consumed -and a higher OSR in the subsequent stages or blocks -where the dynamic requirements can be relaxed. These limitations can be palliated in cascade H-Σ∆Ms if the signal is downsampled across the cascade, so that the CT front-end operates at a higher clock rate than the DT back-end, thus relaxing its dynamic requirements, and achieving the targeted specifications by properly combining the different OverSampling Ratios (OSRs) in a multi-rate operation [10] .
In spite of the potential benefits of the combination of multi-rate signal processing and hybrid CT/DT circuit techniques, an in-depth study of the influence of their main circuit nonideal effects on the performance of HΣ∆Ms is required to get optimized designs in terms of power consumption and silicon area. Based on the design equations derived from such a study, a systematic top-down/bottomp-up design procedure can be established to reach the required Σ∆M specifications with minimized power dissipation and silicon area. This procedure has been applied to both CT-Σ∆Ms [1] and SCΣ∆Ms [11] . However, to the best of the authors' knowledge, H-Σ∆Ms have not been analyzed taking into account the impact of their building-block As an application, the presented study is applied to the systematic high-level design of a cascade GmC/SC MR H-Σ∆Ms, described in Section 5. Fig. 1(a) shows the conceptual implementation of a conventional cascade (two-stage) MR-Σ∆M.
Background on Multi-Rate Hybrid Σ∆Ms
2 For the sake of generality, multibit quantization will be assumed in all stages of the cascade, with B i being the number of bits of the internal quantizer in the ith stage. The sampling frequency f si of the different modulator blocks is depicted in the figure. The most common 2 Two-stage cascade Σ∆Ms will be considered in this paper without loss of generality.
(a) situation in conventional MR-Σ∆Ms is that the front-end stage operates at f s1 , whereas the remaining ith stages are sampled at f si > f s1 . This approach -also referred to as upsampling MR-Σ∆M [10] -benefits from increasing values of OSR in the back-end stages -where the dynamic requirements are less demanding than in the front-end stages [7, 9] .
The operation behind the modulator in Fig. 1 
Upsampling MR H-Σ∆Ms
The concept of MR-Σ∆Ms can be extended to hybrid CT/DT implementations as conceptually depicted in Fig. 1(b cascade MR H-Σ∆M architecture proposed in [10] . In contrast to conventional (upsampling) MR H-Σ∆Ms, the back-end (DT) stage operates at a rate lower than that of the front-end (CT) stage; i.e. f s1 = p · f s2 , with p > 1 being the downsampling ratio. The main drawback of this approach is the aliasing caused by the downsampling processing, what requires using an interstage Anti-Aliasing Filtering (AAF). However, as shown in [10] , the operation of the AAF can be completely translated to digital domain, by using two additional digital blocks, whose transfer functions are named H 1 (z) and
Downsampling MR H-Σ∆Ms
Therefore, the operation behind the modulator in Fig. 2 is essentially the same as in conventional cascade Σ∆Ms. The main difference is that the DCL transfer functions are designed so that they must remove not only the quantization error of the front-end stage E 1 (z), but also its aliased components.
To this purpose, H 1 (z) and H 2 (z) must be reconfigurable and programmable according to the value of p [10] . These functions are completely implemented in the digital domain, without any extra analog hardware required, and can be synthesized for different values of p as detailed below. 
Σ∆M Architectures Under Study

Ideal Noise Transfer Function
The analysis of the modulators in Fig. 3 can be carried out in the Zdomain by applying a CT-to-DT transformation to the CT stages, so that the resulting DT-Σ∆Ms are equivalent to the original Σ∆Ms [14] . Thus, assuming a linear model for the quantizers in Fig. 3 (a) and Fig. 4 (a) and
Non-Return-to-Zero (NRZ) feedback DACs in the CT stages, it can be shown that the quantization NTF at the output of both modulators are respectively given by [9, 10] :
where L 1 = 2 and L 2 = 2 stand for the order of the front-end and the back-end stages of the modulators, respectively. Note that the back-end (DT) stage of the DS MR H-Σ∆M shown in Fig. 3(b) operates at a lower rate than the front-end (CT) stage. Therefore, the quantization error signal, E 1 (z), that is fed to the back-end stage, is downsampled, thus containing aliased components at multiples of f s2 . This can be expressed in the Z-domain as:
Assuming a linear model for the quantizers in Fig. 3(b) , it can be shown that both E 1 (z) and its aliased error components can be completely cancelled out if H 1 (z) and H 2 (z) are given by the following expression [10] : Taking into account the above expression, it can be shown that the NTF of 
Note from (2)- (5) 
Ideal In-Band Noise Power
Integrating the expressions (1), (2) and (5) within the signal bandwidth, B w , it can be shown that the In-Band Noise (IBN) power at the output of the modulators in Fig. 3 and Fig. 4 are respectively given by [1, 10] : 
Analysis of Nonideal Performance
The performance described above assumed that the Σ∆Ms in Fig. 3 and namely: mismatch error, finite OTA dc gain and Gain-BandWidth (GBW)
product. In order to perform this analysis, Forward-Euler (FE) SC integrators, conceptually modeled as shown in Fig. 7(a) , will be used for the DT stages, while Gm-C integrators, considering the 1-pole OTA model depicted in Fig. 7(b) , will be used for the CT blocks.
In order to analyse the impact of a given circuit error, generically denoted as , a systematic procedure similar to the one used for SC Σ∆Ms [11] and CT Σ∆Ms [1] is followed, but in this case taking into account that different circuit dynamics are involved in H-Σ∆Ms. This way, the integrator transfer functions, H(s) and H(z) in Fig. 3 and Fig. 4 , are replaced by the corresponding nonideal functions degraded by errors, H(z, ) and H(s, ), where denotes a generic vector that includes all different model parameters for a given error. Thus, using a linear model for the quantizers and applying the CT-to-DT equivalence described in previous section, the effect of circuit errors can be propagated through the modulator in order to obtain the non- ideal expressions for NTF and IBN. This procedure, that can be conceptually formulated as:
has been followed to find out the nonideal expressions of the IBN degraded by different errors described below.
Capacitor Mismatch and Time-Constant Error
Let us assume that the integrators in Fig. 7 have a weight error caused by technology process variations. In the case of SC FE integrators, this gain error -due to capacitor mismatch and denoted as DT -is modeled as a random deviation of the integrator's weight, i.e. the ratio between the sampling capacitor C S and the integrator capacitor C I [11] . In the case of Gm-C realizations, integrator's weight error, CT , is due to random variations of the time constant, i.e. the transconductance-capacitor product [1] . Considering the effect of DT and CT , H(s) and H(z) become modified as [1, 11] :
Replacing the above transfer functions in Fig. 3 and Fig. 4 , and propagating the impact of mismatch errors according to the procedure formulated in (9) , it can be shown that the IBN power at the output of the Σ∆Ms under study can be approximated by:
12(2L 1 + 1)OSR
where ∆ 1 stands for the quantization step of the front-end quantizer; CTij denote the weight error of the j-th Gm-C integrator in the i-th stage (i, j = 1, 2); and α(k) = (2e −j2πk/p − e −j4πk/p ) and β(k) = (e −j2πk/p + e −j4πk/p ).
Finite OTA dc Gain
Let us consider now that the integrators in Fig. 7 have a finite OTA dc gain. This effect can be modeled as a deviation of the integrator transfer functions given by [1, 11] :
where g ≡ C S /C I stands for the weight of the SC integrator; µ ≡ 1/A dc , and A dc = g m · R o denotes the finite OTA dc gain of both SC and Gm-C integrators in Fig. 7 .
Thus, taking into account this effect on the integrators transfer functions, it can be demonstrated that the IBN at the output of the modulators in Fig. 3 and Fig. 4 is given by:
where µ i ≡ 1/A dci1 + 1/A dci2 and A dcij is the dc gain of the j-th integrator in the i-th stage.
Gain-BandWidth Product
Following the same procedure as in previous sections, it can be found that the IBN degradation caused by the effect of the integrators' GBW can be modeled by replacing the expressions of CTij and DTij in (11) by the following expressions:
; DTij ≡ e −πGBW ij fs (14) where GBW ij is the value of GBW for the j-th integrator in the i-th stage.
Comparative Study and Verification by Simulations
In order to verify the theoretical expressions derived in previous section, the Σ∆Ms under study were compared and simulated using SIMSIDES -a time-domain behavioral simulator for Σ∆Ms [15] . To make a fair comparison, the same ideal conditions, i.e. r = p were assumed, and the values of OSR for each modulator were computed from (6), (7) and (8) 
Case study: A Gm-C/SC Cascade 2-2 DS MR H-Σ∆M
As a case study, Fig. 11 shows a conceptual schematic of the modulator in Fig. 3(b) . The front-end (CT) stage is realized using Gm-C integrators.
All transconductors can be tuned in order to keep the time constants, C/g m , unchanged over C variations. Table 1 shows the values of nominal loop filter transconductances, g mi (expressed in terms of the unitary transconductance, g mu ) as well as the capacitances, C i , used to realize both Gm-C and SC integrators. Note that an extra feedback branch between the output and the Figure 11 : Conceptual Gm-C/SC schematic of the modulator in Fig. 3(c) .
The Full-Scale (FS) reference voltage, V F S , is 1V. Feedback DACs in the CT front-end stage are implemented as current steering NRZ 3-level DACs (named IDACs in Fig. 11 ) because of their potential high-speed operation and the convenience to inferface with the Gm-C loop filter. The output currents provided by both IDACs are also shown in Table 1 . An additional voltage-mode 3-level DAC, named VDAC, is required in the inter-stage path.
The digital cancellation logic is implemented as described in Section 2. Fig. 12 shows the output spectra of the modulator in Fig. 11 for different values of p, considering a sampling frequency of the front-end stage of f s1 = 1GHz and including thermal noise corresponding to g mu = 75µA/V. Ideally, the modulator is able to digitize signals with B w from 5MHz to 60MHz and an effective resolution ranging from 9 to 16 bits. According to (7), these specifications can be satisfied for OSR 1 ∈ [8, 128] and p = [2, 3, 4, 5, 6] . This is illustrated in Fig. 13 that represents IBN vs. B w (Fig. 13(a) ) and IBN vs. OSR 1 (Fig. 13(b) ) for different values of p. In this case, three values of f s1 are considered, f s1 = 1GHz, 500MHz and 333MHz. The values of the Gm-C integration capacitors, C 1,2 are changed according to the expressions shown in Table 1 , by using a switchable bank of three unit capacitances of value C u =1.2pF. The sampling frequency of the SC back-end stage can be reconfigured through a programmable clock-phase generator, such that Transconductances
Voltage-to-Current Converters and Feedback DACs and the Signal-to-(Noise+Distortion) Ratio (SNDR). The table includes also the circuit-level performance metrics required to achieve this modulator performance, including both nonideal and nonlinear effects, such as the input- formance -extracted from transistor-level simulations carried out in Cadence
Spectre -are also shown, considering a 1.2-V 90-nm CMOS technology.
The diverse range of specifications covered by the proposed modulator is illustrated in Fig. 18 , that represents SNDR vs. input amplitude for f s1 =1GHz and considering different values of B w and p, taking into account all circuit nonideal and nonlinear effects listed in Table 2 . It can be noted that the modulator is able to cover a wide region in the resolution-vs-bandwidth plane.
Conclusions
The comparative study presented in this work has demonstrated that reducing the clock rate in the back-end stages of multi-rate cascade hybrid continuous-time/discrete-time Σ∆ modulators results in more efficient and robust data-converter architectures, compared to those based on conventional The analytical procedures, as well as the architectural and circuital techniques presented in this work are being applied to the design of reconfigurable low-pass/band-pass Σ∆ RF-to-digital converters in software-defined-radio receivers integrated in nanometer CMOS technologies.
